INTRODUCTION
Accurate, high sensitive, reliable and less expensive sensors are required for various industrial applications such as automation, monitoring of process variables, etc. Same features hold good for requirement of sensors in consumer applications, environmental monitoring, etc. Capacitive sensors posses all these important characteristics and hence widely used in number of scientific and industrial applications. Depending upon the dielectric used, or characteristic of the material under test, the capacitive sensor can be modeled using equivalent circuits in two distinct ways. One is a series RC model shown in Fig. 1 (a) which consists of sensor capacitance C x and a series resistance R x [1] - [3] . In this model a resistance R p present in parallel to the sensor is neglected due to its effect being insignificant. The second model shown in Fig. 1(b) is the parallel RC model consisting of the sensor capacitance C x with a parallel resistance R p . In this case the effect of the series resistance is neglected. This model is a representation for capacitive sensors used in applications such as humidity sensing [4] , flow measurement, etc. Most of the available measurement schemes provide capacitance value of the sensor in a parallel model [5] . A CDC suitable for capacitive sensors with parallel RC model is reported in [6] . There are measurement circuits [1] , [7] that determine the capacitance value of the sensor in the RC series model. But these techniques do not directly give out a digital value and involve many computational steps for finding out the final value. Thus Capacitance-to-Digital Converter (CDC) that accepts a RC series sensor and provides digital value of the capacitance of the sensor will be very useful. Moreover, in many applications, a sinusoidal excitation is preferred in the measurement of capacitance of the sensors [4] , [8] , [9] . Thus, it will be advantageous if the CDC employs a sinusoidal excitation for the measurement. Another expected feature of such a CDC is its insensitivity to the variation in the series resistor R x . This paper reports such a CDC that measures and provides digital value of sensor capacitance using sinusoidal excitation.
II. CAPACITANCE-TO-DIGITAL CONVERTER FOR SERIES RC SENSORS
Measurement of the parameters of a sensor represented by the RC series model usually involves passing a known current through the sensor and recording the corresponding output voltage across the sensor. With the advent of silicon technology current sources can be easily realized using opamp circuits. In this paper two types of current sources are considered, based on the type of the sensor employed. The first . Modified circuit in which output vo1 is filtered using an inverting low-pass filter formed by an opamp OA2, resistor R2 and impedance ZF2. The filtered output is fed back to the non-inverting terminal of oapmp OA1 using a resistive network. This removes the effect of bias current and offset voltage of opamp in the output voltage vo1. Fig. 4 . Functional block diagram of the proposed capacitance-to-digital converter combined with a modified current source. It consists of an integrator with gain K2 = -1/R1Cx and amplifier of gain K1 = -Rx/R1. The output vo is fed as a negative feedback after passing through a low-pass filter. This eliminates the effect of static errors in the output. A digital converter is connected to output vo which provides a digital ouput of unknown capacitance Cx. is a Howland current source [10] (vide Fig. 2 ) which is used for grounded capacitive loads. A current i given by v in /R 1 (when R 1 R 4 = R 2 R 3 ) flows through the sensor causing a voltage drop v x across it. The output v o1 (= 2v x ) can be given to the proposed converter that will return a digital count corresponding to the value of the sensor capacitance. Measurement circuits based on Howland current source are presented in [11] , [12] . Precise matching of resistors is essential for the Howland current source to work efficiently. In case of any mismatch, the current drawn would be influenced by the (load) capacitive sensor [12] . Also the input bias current of the opamp needs to be as low as possible as they tend to saturate the opamp when used for capacitive loads. This is due to the fact that the output impedance offered by the Howland current source is very high in case of dc input [12] .
The second current source is for a floating capacitive sensor. A simple circuit that can inject a current v in /R 1 to the sensor and cause a voltage drop (in voltage v o1 ) across it, which vary as a function of change in the capacitance C x is shown in Fig. 3 . The voltage v o1 for a v in = V m sinωt is given by
In (1), ω = 2πf in , where f in is the frequency of input excitation. This circuit suffers from static errors of practical opamp. Its output will go to saturation due to bias current of opamp OA 1 , which passes through the sensor. In order to solve this problem, a modified topology, discussed below is developed.
A. Modified Current Source for Floating Capacitive Sensors
This scheme uses a simple feedback circuit to avoid the effect of static errors such as bias current and offset voltage.
The block diagram of the current source followed by the converter is shown in Fig. 4 . In the new scheme, the integrator output v o1 is passed through a low-pass filter, designed to extract the dc component present in output v o1 , and fed back (negative feedback) to input of opamp OA 1 . Fig. 5 shows a complete diagram of the modified circuit along with digital converter which gives the output in digital form directly proportional to sensor capacitance. A similar strategy is reported in [13] to provide bias current to an opamp. The negative feedback compensates for the effect of bias current and offset voltage of OA 1 which otherwise causes the output v o1 to saturate. In the modified circuit, the output v o1 was filtered using an inverting low-pass filter having a very low cut-off frequency and the filtered output v o2 is fed back to the positive terminal of opamp OA 1 using a resistive divider network as shown in Fig. 5 . The voltage v 1 appearing across the noninverting terminal will drive an opposing current due to static errors of opamp so that output v o1 will not go to saturation.
The inverting low-pass filter was realized using opamp OA 2 along with resistor R 2 and impedance Z F2 . The parameters of impedance Z F2 consisting of a capacitor C F2 with a parallel resistance R F2 are chosen such that the cut-off frequency of the filter, f c2 (= 1/2πR F2 C F2 ) is set very low (close to dc). The voltage v 1 is set as v o2 /2 by choosing resistors R 11 and R 12 , which are equal. The dc gain of the low-pass filter is R F2 /R 2 .
B. Capacitance-to-Digital Converter
The complete functional diagram of the proposed capacitance-to-digital converter is shown in Fig. 6 . It consists of the modified circuit (shown in Fig. 5 ) that passes a sinusoidal current through the sensor providing a voltage as in (1) . The circuit includes the sensor having capacitance C x and resistance R x along with switches S 1 and S 2 and known capacitance C S as shown in Fig. 6 . An (inverting) amplifier of gain -1, SPDT switches S 3 , S 4 , opamp OA 4 , resistor R I , capacitor C I , comparators OC 1 , OC 2 , together with the CLU form the digital converter of the proposed CDC. Switches S 1 , S 2 , S 3 and S 4 are controlled by the CLU using control lines V S1 , V S2 , V S3 and V S4 from CLU.
The working principle of the converter is based on the popular dual-slope ADC which consists of two phases of operation, an auto-zero phase and a conversion phase. Conversion phase comprises of a preset integration period T 1 Fig. 3 . A simple circuit that can inject a current of vin/R1 to a capacitive sensor (Cx and resistance Rx in series) and provides a voltage vo1, which is a function of Cx. Output of this circuit, will go to saturation due to the static errors such as bias current and offset voltage of practical opamps. 
As shown in During the negative half cycle of v in, i. e., from t = T C /2 to T C , output v oi changes by the same amount V K1 . So, after the completion of one input excitation cycle, the charge accumulated in the capacitor C I is 2V K1 C I . This process continues for several excitation cycles till CLU counts time t = T 1 (= N 1 T C , where count N 1 represents the number of excitation cycles of v in during T 1 ). At the end of the integration period the total charge stored in C I will be
As soon as integration period ends, the CLU puts switch S 4 in position-0 connecting the input of integrator to ground and then closes switch S 1 and opens switch S 2 (make before break arrangement is provided to avoid amplifier OA 1 (6), which is also same as (1). Fig. 7 . Waveforms at cardinal points in the CDC, when the value of resistance Rx is equal to 1/ωCx (this condition is arbitrarily chosen and the proposed method is independent of this condition). Auto zero phase and the conversion phase for the measurement of sensor capacitance Cx are also shown. As the signal vI is a unidirectional sine wave, the integrator voltage changes in a non-linear fashion during a half cycle of an input excitation. This is visible in voi waveform. In the derivations, charge transferred per half cycle of excitation is used, hence this nonlinearity within the cycles introduce no error when T1 and T2 has no partial cycles. Associated error in case of a partial cycle in T2 will be negligible when a large number of input excitation cycles are used within a conversion phase.
In the de-integration period, the CLU puts switch S 3 in position-0 whenever v C1 is high and in position-1 otherwise. For v in > 0, the output v C1 is high from time t = T 1 to T 1 +T C /4, so CLU sets S 3 in position-0 giving signal 
The switch S 3 continues to be in position-1 as v C1 is still low. The same current -I T2 charges C I till time t = T 1 +3T C /4 when v C1 becomes high and CLU changes switch S 3 to position-0. Now a current I T2 from 
Thus the unknown sensor capacitance C x can be obtained in digital domain directly, by reading the de-integration count N 2 and multiplying it with a factor C S /N 1 which is a constant as both C S and N 1 are known fixed values. It can also be observed that (11) is not sensitive to change in the series resistance R x . Fig. 8 shows waveforms at the important points in the CDC when the sensor resistance is set as zero. By comparing Fig. 8 and Fig. 7 , we can see that the time taken for de-integration T 2C is same with and without the sensor resistance R x .
Prior to conversion phase an auto-zero operation is performed so as to ensure that output v oi is zero before the start of the conversion cycle. In auto-zero phase, CLU switches S 1 OFF and S 2 ON. It then looks at output v C2 , if v oi is greater than 0, then v C2 = 1, and CLU sets S 3 in position-1 for v C1 high and in position-0 otherwise. For v oi < 0, v C2 = 0, now the CLU sets S 3 in position-0 for v C1 high and in position-1 otherwise. This operation of the CLU causes output v oi to bring to zero. The end of the auto-zero phase is detected by the CLU from a high to low transition if v oi > 0 and a low to high transition if v oi < 0. 
III. EXPERIMENTAL SETUP AND RESULTS
A prototype of the proposed CDC has been built and tested in the laboratory. Values of the components used in the prototype were R I = 220 kΩ, C I = 1 μF, R A = 27 kΩ and known capacitance C S = 100 pF. Opamps were realized using the low offset IC OPA227. Switches S 1 and S 2 were implemented using low ON resistance SPST IC MAX4601. Switches S 3 and S 4 were realized using SPDT switch IC CD4053. The task of the comparator was accomplished using high speed comparator IC LM311. The 90 0 phase shift was obtained using an all-pass filter. The function of the CLU was realized using a microcontroller IC MSP430G2553. A frequency 8.192 kHz (derived from a crystal clock of 32,768 kHz) was utilized as the clock to the counter in the CLU. The integration preset count N 1 was set at 6144 so that there are integer number of excitation cycles present during integration. The excitation frequency employed was 1 kHz. The low-pass filter for the modified current source was designed with a cut-off frequency of about 0.5 Hz. A dc gain of 15.6 was set using the resistor R 2 and fed back to the non-inverting terminal of opamp OA 1 (R 11 = R 12 = 330 kΩ). In order to emulate the sensor, a standard capacitance box having an accuracy of ±0.01% manufactured by Neptun, Geretsried, Germany was selected and connected in series to a fixed resistance R x = 56.250 Ω. The value of the resistance was measured using a 6-1/2 digit multimeter manufactured by Agilent Technologies. A snapshot of the output v oi along with the output of comparator OC 2 , for one conversion cycle is shown in Fig. 10 . After completion of the integration and the de-integration periods the CLU sets switch S 4 in position-0 (connecting input of integrator OA 4 to ground) for a predefined time T o so that any switching transients that occur during T o in the outputs of v o1 and v o3 will not affect integrator voltage v oi . This short duration between T 1 and T 2 is visible in Fig. 10 . The capacitance C x was varied from 100 pF to 200 pF in steps of 5 pF and its corresponding digital output count N 2 was recorded. Percentage error with respect to the full-scale count was calculated for each change in the sensor capacitance C x and plotted along with acquired digital output N 2 in Fig. 9 . Worst case error noted for the measurement of capacitance was found to be 0.13% showing the efficacy of the proposed CDC.
IV. CONCLUSION
A new capacitance-to-digital converter that directly reads the digital value of capacitance of a series RC sensor is demonstrated. This CDC is well suited for all types of capacitive sensors and especially for sensors that prefer a sinusoidal excitation for improved performance. A prototype of the CDC has been developed and interfaced with a standard variable capacitor, along with a series resistor and tested in the laboratory. The CDC measured the capacitance accurately and its practicality has been established.
